



GENERAL DESCRIPTION

The MEE4294P2-G is a N-Channel enhancement mode power field effect transistor, using Force-MOS patented Extended Trench Gate (ETG) technology. This advanced technology is especially tailored to minimize on state resistance and gate charge, and enhance avalanche capability. These devices are particularly suited for medium voltage application such as charger, adapter, notebook computer power management and other lighting dimming powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-251)

Top View



N-Channel MOSFET

Ordering Information: MEE4294P2-G (Green product- Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DSS}	100	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current*	I_D	35	A
		28	
		11	
		9	
Pulsed Drain Current	I_{DM}	106	A
Maximum Power Dissipation*	P_D	28	W
		18	
		3	
		2	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C
Thermal Resistance-Junction to Case *	$R_{\theta JC}$	2.6	°C/W
Junction-to-Ambient Thermal Resistance*	$R_{\theta JA}$	45	

* The device mounted on 1in² FR4 board with 2 oz copper

* Chip silicon limitation current is 100A

正式發行
DCC

Electrical Characteristics (T_A=25°C Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	100			V
V _{GSS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1		3	V
I _{GS}	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V			1	μA
R _{DSON}	Drain-Source On-State Resistance ^a	V _{GS} =10V, I _D = 20A		8.5	10.5	mΩ
		V _{GS} =4.5V, I _D = 20A		12.5	16.5	
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V			1	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DS} =50V, V _{GS} =10V, I _D =20A		49.2		nC
Q _g	Total Gate Charge			26.8		
Q _{gs}	Gate-Source Charge	V _{DS} =50V, V _{GS} =4.5V, I _D =20A		16		
Q _{gd}	Gate-Drain Charge			10.3		
C _{iss}	Input capacitance			2819		pF
C _{oss}	Output Capacitance	V _{DS} =30V, V _{GS} =0V, f=1.0MHz		868		
C _{rss}	Reverse Transfer Capacitance			55		
t _{d(on)}	Turn-On Delay Time	V _{DS} =50V, R _L =2.5Ω V _{GS} =10V, R _G =6Ω I _D =20A		25.9		ns
t _r	Turn-On Rise Time			69.5		
t _{d(off)}	Turn-Off Delay Time			57.2		
t _f	Turn-Off Fall Time			24		
Single pulse Avalanche Energy						
Single pulse Avalanche Energy L=0.1mH		I _{AS}		30		A
Single pulse Avalanche Energy L=0.1mH		E _{AS}		45		mJ

Notes: a. Pulse test: pulse width≤ 300us, duty cycle≤ 2%, Guaranteed by design, not subject to production testing.

b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.







Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)




DCC
正式發行

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



TO-251 Package Outline



SYMBOL	MILLIMETERS(mm)	
	MIN	MAX
A	2.00	2.60
B	0.40	0.91
b	0.65	1.15
C	0.35	0.66
C1	0.35	0.67
D	5.30	6.50
D1	3.30	5.50
H	10.20	12.62
E	6.30	6.90
E1	4.80	5.64
L	0.6 BSC	
P	2.30 BSC	

